Explicit Communication Architectures for High-End Computing

Bill Dally Computer Systems Laboratory Stanford University April 20 2005

The Problem: Sustained perf/\$

- \bullet Capability: Maximum sustained performance for X dollars – (X ~ \$200M)
- \bullet Capacity: Maximum sustained performance per dollar
- \bullet Either way goal is "Sustained performance per dollar" Only difference is scalability (which you have to pay for)
- \bullet Sustained performance is blend of performance on
	- –Compute-limited part (FLOPS)
	- –Local memory bandwidth limited part (GB/s – local)
	- Global bandwidth limited part (GB/s global)
- \bullet Different elements have different sensitivity to cost

Technology makes arithmetic cheap and bandwidth expensive

Cost is dominated by bandwidth (and memory)

- \bullet Arithmetic is cheap \$0.50/GFLOPS,
	- –(200GFLOPS chips)
- \bullet Memory is \$200/GByte, ~\$10/GB/s
	- –1GByte of memory costs 400GFLOPS
	- 1GB/s of bandwidth costs 20GFLOPS
- \bullet Global bandwidth moderate cost
	- –\$1 (board), \$4 (backplane), \$25 (fiber) per GB/s
	- – 2GFLOPS (board), 8GFLOPS (backplane), 50GFLOPS (global)

Bandwidth is the critical issue, not FLOPS

- \bullet Bandwidth drives cost
	- –1WPS of memory BW = 160 FLOPS
	- –1WPS of global BW = 800FLOPS (2 fiber hops)
	- These ratios are getting larger over time
- \bullet Goal is to make efficient use of this costly, scarce resource
	- – Keep it busy
		- Latency hiding
			- 500 words in flight today 1000s in near future
		- Overprovision arithmetic
			- To keep expensive BW occupied
	- Use it efficiently
		- Transfer only needed data (short cache lines)
		- Avoid transfers where possible (locality)

Exposed Communication

- \bullet Bandwidth is the critical resource
	- Make its use visible
	- –Enable optimization by programmer and compiler
- \bullet Exploit producer-consumer locality
- \bullet Predictable and controllable storage – enables compiler
- •Hides latency – with precision
- \bullet Enables more FLOPS per chip (per unit BW)

Register Hierarchy

- \bullet To expose communication, make storage explicit
- \bullet Communication takes place both between levels and within a level

Producer-Consumer Locality

loop over cells ...flux[i] =

loop over cells

$$
\cdots = f(flux[i], \ldots)
$$

Explicitly block into SRF

```
loop over cells
  flux[i] = ...
```
loop over cells \ldots = $f(flux[i], \ldots)$

Explicitly block into SRF

Explicitly block into SRF

Stream loads/stores hide latency (1000s of words in flight)

Explicit storage enables simple, efficient execution

Caches are controlled via a "wet noodle"

Explicit storage vs. Cache

- \bullet All data and instructions local before starting work
	- –vs. periodic misses with high penalties
	- –No unexpected conflict/capacity misses
- \bullet Only needed data loaded
	- vs. full cache line
	- vs. read on allocate
- \bullet No traffic consumed for dead data
	- –vs. writeback of all dirty data (dead or alive)

Explicit Storage vs. Vectors

- Similar concept at a larger scale
- \bullet Records vs. words
	- –Larger burst size in DRAMs
- Transfer 1,000 10,000 words per reference
	- vs. 64-128
	- Able to hide Latency x Bandwidth (500 today and growing)
- Vector registers ~ LRFs
	- –SRF is new (and needed) level of hierarchy

Benchmark Memory Usage

Execution Times

Cache Miss Behavior

Locality – requires both HW and SW

- \bullet Hardware provides explicit storage hierarchy
- Software maps objects to this hierarchy to minimize bandwidth – Can't do the SW without the HW

```
subXFlux(…) {
 loop over elements
   compute X flux
subYFlux(…) {
 loop over elements
```
compute Y flux

```
subXYFlux(…) {
 loop over elements
   compute X flux
   compute Y flux
```
Explicit storage enables simple, efficient execution unit scheduling

ComputeCellInt kernel from StreamFem3D

Over 95% of peak with simple hardware

Stream scheduling exploits explicit storage to reduce bandwidth demand

Prefetching, reuse, use/def, limited spilling

Bandwidth- (and memory-) centric architecture A recipe

- • Provide most economical memory bandwidth and capacity Commodity DRAM chips (DDR-2 or GDDR or XDR)
- \bullet Need chips to connect to these DRAMs
	- Fill these chips with
		- 64-b FPUs 100s overprovision for compute-limited parts
		- Local storage to reduce demand on bandwidth
- \bullet Connect these chips together with an efficient network
	- High-radix routers
	- –High-speed signaling

First provision memory (capacity & bandwidth)

- \bullet Commodity DRAM
	- \$200/GByte,
	- \$10/GByte/s
- \bullet No pin multiplexing

Fill memory interface chip with FPUs regs and local memory (and switches)

- • Attach as much memory as one chip can handle with no pin multiplexing
	- 2GBytes
	- 40Gbytes/sec
- \bullet \$400 of memory
- •\$200 Chip
- \bullet Fill chip with FPUs and explicit storage hierarchy

Connect these nodes together with an efficient network

- •Bandwidth taper driven by cost
- •Flat on PCB
- •4:1 in cabinet
- \bullet 8:1 across system

Merrimac – Streaming Supercomputer

Merrimac Application Results

Simulated on a machine with 64GFLOPS peak performance and no fused MADD * The low numbers are a result of many divide and square-root operations

make good use of the bandwidth hierarchy Applications achieve high performance and

Cell

- •Cell is a stream processor
- •"Local Store" in each SPE is equivalent to an SRF
- •All of the software techniques we have developed can be applied to Cell

Conclusion: Explicit communication solves the hard problem: bandwidth

- \bullet Bandwidth is the critical resource (latency can be hidden)
	- Minimize demand
	- –Keep it busy
- \bullet Explicit communication (storage) optimizes bandwidth
	- Producer-consumer locality reduces bandwidth demand
	- –Latency well hidden – no misses – 1000s of outstanding references
	- – Precise storage management
		- Fetch only needed data, No writes of dead data
- Stream compilation efficiently exploits explicit communication
	- –Also enables simple, efficient ALU scheduling
- \bullet Merrimac establishes the feasiblity of this approach
	- Excellent simulated performance on wide range of scientific applications
- Cell is a stream processor w/ explicit communication

Salishan: 31 April 20, 2005 –Stream compilation can be applied to cell-based machines.